Many challenges are encountered when uninterruptible power supply (UPS) modules are operated in parallel to meet the power demand of the load. The circulating current is one prominent example of these challenges that may cause serious damage to equipment. Hence, control algorithms must ensure that the current is shared equally or in proportion to the power ratings of the parallel inverters, while mitigating the circulating current. Another challenge is that all parallel inverters should have equal output voltage, phase, and frequency. This paper proposes a new method to control parallel UPS modules. The method is based on regulating the capacitor voltage of the LCL output filter of each inverter to indirectly control its output current. The method can achieve high accuracy in terms of equal current distribution between the power sources. Simulation and experimental results are presented to verify the theoretical analysis.
Introduction
Parallel UPS systems have attracted considerable attention in the recent years. Paralleling is usually used to improve thermal management, increase the reliability, redundancy, and for size reduction (1) . Although the operation of inverters in parallel has many advantages, there are many challenges that need to be addressed in the system design stage in order to avoid problems that may lead to serious damage to the equipments. Some of these challenges include: equal load current distribution, and minimization of circulating current which results from unequal values of output voltage, frequency, or phase of the inverters (2) (3) . Due to the above-mentioned challenges, and considering the ubiquity of distributed generation, control algorithms are imperative to ensure proper operation of modular UPS systems. Control schemes can be divided into two main categories, regarding the way of communication: In the first method, the parallel modules are operated without exchange of information. The "droop" method, which is an example of this method, is employed to mimic the performance of parallel generators. However, this method has well-known limitations, such as the inherent existence of trade-off between voltage regulation and current-sharing accuracy (4) . In the second method, intercommunication among the UPS systems exists. Examples of this method include the average load sharing method (3) , the centralized control scheme (5) , and the master-slave control technique (6) . All these methods (and others) are examples of communication-based control.
This paper is based on the second method; namely, communication-based control. Figure 1(a) shows the configuration of one inverter with an LCL filter connected at its output. The capacitor voltage is E 1 and the load voltage is V L . Normally, inverters operate in current-controlled or voltagecontrolled modes, or a combination of both. Current controlled inverters often use LCL filters at the output (7) . The output current is controlled in a single loop (8) or double loops with a minor capacitor current or inductor current loop (8) - (11) , as shown in Fig. 2(a) . On the other hand, voltage controlled inverters normally use LC filters and control the capacitor voltage directly (Fig. 2(b) ), while incorporating a capacitor current or inductor current minor loops (3) (7) (12)- (14) . The voltage of the capacitor in this case is equal to the load voltage, if the impedance of the feeder is ignored. Applications of voltagecontrolled inverters include UPS systems and distributed generation systems in island mode. Current controlled inverters, on the other hand, are used in grid-connected converters, As far as parallel UPS systems with LCL filters are concerned, capacitor voltage control is not often discussed in the literature. For parallel UPS systems connected to a load, the circulating current among them can be minimized to zero by controlling the capacitor voltage and phase of all inverters to be equal. Hence, the main contribution of this paper is the proposal of an equal-current distribution control scheme for parallel UPS systems with LCL filters based on controlling the capacitor voltage and phase. The configuration of the proposed capacitor voltage controller for inverters with LCL filters is shown in Fig. 2(c) . The main structure consists of a capacitor voltage outer loop and capacitor current inner loop. The output current (I 1 ) and load voltage (V L ) are indirectly controlled by calculating the reference value of the capacitor voltage and phase continuously based on current feedback signals from other modules. The system is decentralized, which has the advantage that it is independent from a central unit that is vulnerable to failure. Each unit has its own current-sharing control unit to generate a voltage reference.
To highlight the effectiveness of this control scheme, we proceed in this paper as follows: In Section 2 the configuration of the system is demonstrated. Section 3 describes the internal multi-loop control of each unit. Section 4 discusses the generation of the reference capacitor voltage at each unit. Stability analysis is discussed in Section 5. Simulation results and experimental results are presented in Sections 6 and 7, respectively. Finally, Section 8 concludes the paper.
This paper is an extension of a conference paper that has been presented in (2) . More analysis and experimental results are presented in this extended version. Figure 1(a) shows the single-phase equivalent representation of one inverter. At the output of the inverter, an LCL filter is connected. Compared to L filters, high-order passive filters provide a more cost-effective solution to PWM switching harmonics (8) . However, the inherent resonance of LCL has the tendency to destabilize the system. A direct way to damp the LCL resonance is to add a passive resistor (15) . This solution is simple for implementation and reliable, but introduces additional power loss into the system (9) . Therefore, in this paper active damping is employed. More details about active damping and multi-loop control are available in Section 3.
System Configuration
L 0 and L 1 are the inverter-side inductor and the load-side inductor, respectively, and C is the capacitance of the filter. The input dc voltage is V dc . This can be obtained using a three-phase ac/dc rectifier at the input or from a separate dc source. u 1 is the PWM output voltage of the inverter, e 1 and i c1 are the capacitor voltage and its current, respectively. i 01 is the inverter-side current, i 1 is the load-side current, and v L is the load voltage. 
where i = 1, 2, 3, 4, and ω is the angular frequency (ω = 2π f , f = 50 Hz).
Internal Control
In this paper, capacitor voltage of LCL-based parallel inverters is controlled in a multi-loop control scheme. The internal control dynamics will be discussed in this section. The two control loops are as follows:
• Capacitor current minor loop, and • Capacitor voltage outer loop. Block 1 in Fig. 3(a) shows the block diagram of inverter 1 with multi-loop control. The control is performed in the dq-synchronous frame since a PI controller holds an infinite gain for dc signals, forcing the system to track the dc reference without steady state error (16) . Voltage and current three phase signals are transformed into dc quantities by means of the well-known Park transformation (17) : 
where θ ref is the reference phase angle of the grid which can be extracted by means of PLL, as shown in Fig. 3(a) . The block diagram of the closed-loop control of the inverter is shown in Fig. 3(b) . The inner loop is the capacitor current loop. The open-loop transfer function of the inner control loop with the capacitor current at the output is:
, and R L is the load resistance.
To analyse the Bode plot of the inner current loop transfer function, the specifications shown in Table 1 will be used. The Bode plot of the open-loop transfer function G Ic is shown in Fig. 4 . The Bode diagram of the inner capacitor current exhibits a theoretical gain margin of infinity and a phase margin of 90
• . The root locus of G Ic is shown in Fig. 5 . Notice that all poles are on the left-hand plane and two complex poles move towards the real axis and merge at k c = 0.05. However, to avoid over compensation in the current loop, and because digital implementation of the system puts limits on the maximum allowable gain to maintain stability of the system due to time delay and Zero Order Hold (ZOH) effect (8) , a value of 0.02 for the proportional gain of the inner loop is chosen in this paper.
After designing the capacitor current loop, the next step is to analyse the capacitor voltage loop. The open-loop transfer function of the capacitor voltage loop can be obtained based on the block diagram in Fig 3(b) and the transfer function of the inner current loop in (4) as follows:
where G PI is the transfer function of the PI controller:
In Fig. 3(b) , H T is a lead compensator added in the capacitor voltage forward loop. The lead compensator is used to advance the phase of the voltage transfer function in the vicinity of the 0 dB point in order to increase the phase cutoff frequency, resulting in increase in the phase margin of the system. The transfer function of the lead compensator is:
where τ 1 > τ 2 . In this paper τ 1 = 100 × 10 −6 , τ 2 = 20 × 10 −6 . The open-loop transfer function of the capacitor voltage loop including the lead compensator is: Figure 6 shows the Bode plots of both G v and G vd . Notice that the phase margin of the open-loop transfer function with the lead compensator is significantly larger than that without compensation.
Proposed Control Scheme
The proposed current-sharing control method is based on regulating the capacitor voltage of each inverter (E 1 in Fig. 1(a) ). The following steps explain the control scheme of the proposed method. For each inverter, the operation principle of the current-sharing controller (Block 2 in inverter 1 in Fig. 3(a) ) is as follows:
( 1 ) The output currents of all inverters are measured and the average current is calculated: is the phase-to-ground reference load voltage (100 V rms in this paper).
The phase of load voltage is synchronised with the grid voltage, which is extracted by the PLL unit in Fig. 3(a) , and hence it is considered as the zero reference. ( 3 ) Finally, the dq-components of the reference capacitor voltage can be calculated based on (10) as follows:
The dq components of the reference voltage are used for local multi-loop control at each inverter as discussed in Section 3. The phasor diagram in Fig. 7 shows the reference load voltage, reference current, and the construction of the reference capacitor voltage for inverter 1 with an inductive load. The reference current is calculated using (9) , and has a phase equal to β ref It is important to mention that the control scheme uses the parameters R 1 and L 1 , therefore these values must be known. Moreover, if the impedance of the connecting cables is significant, it should be lumped with the impedance of the output inductor in the controller. Furthermore, in practical systems these values may have some error, and as a result, may cause some error in the load voltage and circulating current between the inverters. However, the circulating current is small in the proposed method. For example, for two parallel UPSs with 5 kVA rated power each, if the inductor of UPS 2 has a 10% error, then, at 10 kVA load, the errors in the load voltage amplitude and phase are 0.14 V and 0.2
• , respectively. The circulating current is 1.38% of the load current. The circulating current can be further mitigated by employing the virtual impedance concept to adjust the reference voltage and compensate for the variation in the impedance of the output inductors. More details about the virtual impedance can be found in (7) .
For n parallel inverter, by applying the proposed control algorithm, at steady-state, the system converges to one equilibrium state:
Notice that in the steady state all parallel inverters have equal capacitor voltages. The state guarantees that the circulating current is zero. See equation (A4) in the Appendix for more details.
For inverters with different capacities, the current sharing can be controlled by controlling the ratio of the output inductors. Based on (10), and taking into consideration that the capacitor voltages of all inverters must be equal to eliminate the circulating current, the following equation is obtained:
Analysis of Complete System Stability
The time average model of a system of two parallel inverters in synchronous DQ reference frame is:
where i = 1, 2 denotes the index of the inverter, L 0 and R 0 are the inverter-side inductance and resistance, L 1 and R 1 are the output-side inductance and resistance, and C is the capacitance. For simplicity, the two inverters have the same LCL filters parameters. Other current and voltage variables are as shown in Fig. 1(a) . The PWM output voltage of inverter i in the synchronous frame, U idq , is represented as:
where e idq is the voltage error signal (e 1dq = E ref
is as shown in (11).
A complete state space model of two parallel inverters operating under the proposed scheme can now be derived based on the time average model around the equilibrium point. Using (11), (15) , and (16), and applying small signal perturbations, the state space model in matrix form can be described as:
where (11), (15), and (16), the system input is represented as:
Matrices A and B are shown in (A1) and (A2) in the Appendix.
The closed-loop system can now be represented as:
The stability of the system can be investigated by calculating the eigenvalues of (19). Figure 8(a) shows the poles of the system for k c = 0.02, k p = 50, k i = 2000. All poles are in the left hand plane, which proves that the system is stable. To investigate the effect of the gains in the inner current loop and outer voltage loop on the stability of the system, the low-frequency poles will be considered since they are close to the imaginary axis. Figure 8(b) shows the dominant poles of the system (marked with a circle in Fig. 8(a) ). Increasing the gain of the current loop (k c ) moves the poles to the left, resulting in faster response. Increasing the proportional gain of the voltage loop (k p ), on the other hand, moves the eigenvalues to the right, which means that excessive gain in the voltage loop results in slow dynamic response and reduces the stability margin of the system.
Simulations
Two 173-V rms /5 kVA 50 Hz inverters are connected in parallel. The two units have the same parameters as shown in Table 1 . The robustness of the control algorithm against load variation and disconnection of inverters from the network will be discussed in this section using simulation. In all simulation results, the proposed control is activated at t = Fig. 9 . Notice that even for a small inductance, the controller suppresses the circulating current to zero in the steady state. Figure 10(a) shows the output currents of the two inverters (I 1 and I 2 ). Notice that at the beginning, the two currents are identical and have the same amplitude. At t = 0.4 s, the load is decreased to 4 kW. The system maintains a proper current distribution even under load variation. Finally, at t = 0.7 s, unit 2 is disconnected from the system. Unit 1 detects the fault in unit 2 and adjusts the control law of its load-sharing controller. Since now only unit 1 is operating, the average current in (9) equals to the output current of inverter 1 (I 1 ). After adjustment of the control law, the whole load current is now supplied by this unit. Figure 10 (b) shows the load voltage throughout the whole process. Notice that the control scheme guarantees a constant, uninterrupted load voltage even in the case of failure of one unit. Figure 10 (c) shows the capacitor voltage amplitude and phase of the two inverters, calculated from the direct and quadrature components. The two units have equal capacitor voltages, which means the circulating current is zero. At the instant the load is decreased, controllers of each UPS detect the decrease in the output currents and adjust the reference capacitor voltage based on (11) . As shown in Fig. 10(c) , the amplitude and phase angle decrease to meet the new load requirement. When inverter 2 is disconnected at t = 0.7 s, I 2 inverter 1 adjusts its reference capacitor voltage in accordance with (9) and (11), leading to an increase in the magnitude and phase angle of the capacitor voltage.
Case II: Reactive Load
The same structure of the inverters in case I is used to supply power to a 6 kVA load with power factor of 0.9, and the results are shown in Fig. 11 . First, the output currents and their respective phase angles are shown in Fig. 11(a) . The output currents are equal in the steady state. Moreover, their phase angles are shifted by −25.8 deg from the zero reference, which corresponds to a 0.9 lagging power factor.
The circulating current between the inverters is shown in Fig. 11(b) . In the steady state the control scheme suppresses the circulating current to zero. Finally, the load rms voltage and phase are shown in Fig. 11(c) .
Case III: Grid Failure Condition
The synchronization between the parallel UPS modules in the normal operation mode is performed by means of a PLL which takes its input from the voltage grid. However, in case of grid failure or voltage distortion conditions, the output of the PLL might be distorted and therefore an alternative source of synchronization should be available.
The load voltage bus is accessible to all modules and can be used to generated the reference phase in case of grid failure. As shown in Fig. 12 , the input to the PLL becomes the three phase load voltage. Notice that in normal conditions, the load voltage is in phase with the grid voltage, and when the PLL detects distortion in the grid voltage, it switches to the load voltage and the system is disconnected from the grid. Figure 13 shows the results for the grid failure condition. Three inverters are connected to a 6 kVA load with 0.9 power factor. At t = 0.305 s a fault occurs at the grid which causes the PLL to switch its input to the load voltage. Figure 13(a) shows the currents and their phase angles. Notice that the system continues its operation without interruption and the system maintains stability. Figure 13 
Experiments
Two inverters each with a 5 kVA rated power are connected in parallel. The three phase grid voltage is used as the input to the inverters. Each inverter has a built-in rectifier which generates 300 V dc, which is used as the input for the inverters. The control is based on TMSF28335 DSP. The load is 1 kw and the specifications of each inverter are as shown in Table 2 . Figure 14 shows the capacitor voltage of unit 1 (E 1 ), as well as its capacitor current (I c1 ). Figure 14 also shows the dq-components of the reference capacitor voltage for the same unit. The reference dq-components of the capacitor voltage of unit 1 is calculated using (11) . For a 1 kW load, at 100 V rms phase voltage, the load current is 4.7 A (peak). Accordingly, the reference current for unit 1 is equal to the load current divided by two (2.35 A). Using (11) , and using the parameters in The output currents of the two inverters, as well as the load current, are shown in Fig. 15 . Notice that the load current is shared equally between the two inverters. Notice also that the two currents are equal and have the same phase. Finally, the phase-to-ground load voltage is shown in Fig. 16 . As shown in the figure, the voltage equals the reference value, which is 
Conclusion
This paper has presented a new method to control parallel UPS modules based on capacitor voltage control of LCL filters. The output current of each inverter is indirectly controlled by regulating its capacitor voltage. As opposed to centralized control and Master-Slave control, there is no central unit, nor a master unit. Each unit has a current-sharing controller which is used to calculate the reference capacitor voltage for this unit. The main advantages of the proposed method include:
• Flexibility to add new units or disconnect operating units without system interruption.
• Precise equal load distribution with zero circulating current.
• Robustness against load variation and excellent transient response.
• Easy to implement.
• Ability to maintain synchronization even in case of grid failure without interruption.
A and B matrices in equation (19)
The matrices A and B in (19) are shown in (A1) and (A2): 2. Circulating Current Suppose that there are n inverters connected in parallel and connected to a load. And suppose that all inverters have the same output impedance, which is equal to Z. The impedance of the load is Z L , and the output voltages of the inverters are
Using the superposition principle, the current of inverter 1 is (18) : Similarly, equations of output currents of all other units can be derived in the same manner as in (A3). Equation (A3) can be simplified and written in a more general form. For n parallel inverters with output voltages E 1 , E 2 , ..., E n , output impedance equals to Z, and a load impedance of Z L , the output current of unit i is:
The second term in (A4) is the circulating current component. The circulating current component depends on the difference between the output voltages of the parallel inverters. If all inverters had the same output voltage, the circulating current will be zero, which is the ideal case.
